R20

Reg. No:

Q.P. Code: 20EC4205

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

M.Tech I Year I Semester Regular Examinations July-2021 VERILOG HDL

(VLSI)

	Tim	ne: 3 hours	Max.	Marks: 60	
(Answer all Five Units $5 \times 12 = 60$ Marks)					
UNIT-I					
1	a	Explain structure design methodology with the verilog HDL.	L2	6 M	
	b	Explain hardware modeling verilog primitives.	L2	6 M	
		OR			
2		Write verilog HDL structural model for a full sub tractor using NAND gates	L3	6M	
	D	Illustrate behavioral description in verilog.	L3	6 M	
2	-	What is used defined unincitione? Formain combinational habories of used defined	T 1	73.4	
3	а	What is user defined primitives? Explain combinational behavior of user defined primitives.	L1	7M	
	b	Explain conditional operator, operator precedence in VERILOG.	L2	5M	
		OR			
4	E	xplain in detail about verilog HDL data types with suitable examples.	L2	12M	
	UNIT-III				
5		Explain behavioral statements in verilog HDL.	L1	6M	
	b	Write a short note on intra assignment delay.	L2	6M	
6		OR	г 2	711	
6	a	Write short notes on non-blocking assignments and what are the sequences takes place at each positive edge of clock for the non-blocking assignments.	L3	7M	
	b		L1	5M	
		UNIT-IV	2.		
7	a	Draw the block diagram for HDL based synthesis explain each block	L1	6M	
			L4	6M	
	OR				
8		Explain the tree state buffers.	L3	6M	
	b	Discuss about behavioral synthesis.	L2	6 M	
		UNIT-V			
9	a	Discuss why switch level is useful.	L3	7M	
	b	Give the MOS transistor technology.	L1	5M	
10	_	OR	т 2	CM	
10	_	Write and verify a switch level al a three input static CMOS NOR gate. Explain the truth table for switch level MOSFET transistor module.	L3 L2	6M 6M	
	b	Explain the truth table for switch level WOSTET transistor module.	L_{4}	OTAT	